Netinfo Security ›› 2025, Vol. 25 ›› Issue (3): 415-424.doi: 10.3969/j.issn.1671-1122.2025.03.005

Previous Articles     Next Articles

Endogenous Secure Microcontroller Design and Implementation

YU Hong1(), LAN Julong1, OUYANG Ling2   

  1. 1. Institute of Information Technology, Information Engineering University, Zhengzhou 450001, China
    2. School of Automation and Electrical Engineering, Zhongyuan University of Technology, Zhengzhou 450007, China
  • Received:2024-08-13 Online:2025-03-10 Published:2025-03-26
  • Contact: YU Hong E-mail:yuhong_3210@163.com

Abstract:

In response to the problem that microcontrollers were currently unable to prevent the security threats brought by unknown vulnerabilities and unknown backdoors, the paper first proposed a microcontroller architecture based on dynamic heterogeneous redundancy, grounded in the theory of intrinsic security. Secondly, to overcome the performance bottlenecks caused by the arbitration of dynamic heterogeneous redundancy architecture and to meet the low latency requirements of microcontroller applications, an arbitration output method was proposed to enhance the system’s real-time capabilities, reducing system response latency without compromising system security. In addition, a prototype system of the intrinsically secure microcontroller was designed and implemented, and the system’s security and response latency metrics were tested. The test results indicate that the realized intrinsically secure microcontroller system has higher precision in identifying system attacks, and can reduce the response time by up to 13.78% compared to the traditional method of arbitration before output.

Key words: microcontroller, endogenous security, dynamic heterogeneous redundancy, arbitration and scheduling

CLC Number: