[1] |
MANAVSKI S A. CUDA Compatible GPU as an Efficient Hardware Accelerator for AES Cryptography [C]//IEEE. 2007 IEEE International Conference on Signal Processing and Communications(ICSPC 2007), November 24-27, 2007, Dubai, United Arab Emirates. New Jersey: IEEE, 2007: 65-68.
|
[2] |
HARRISON O, WALDRON J. Practical Symmetric Key Cryptography on Modern Graphics Hardware [C]//USENIX Association. USENIX Security Symposium, July 28-August 1, 2008, San Jose, CA, USA. San Jose: USENIX Association, 2008: 195-210.
|
[3] |
NISHIKAWA N, AMANO H, IWAI K. Implementation of Bitsliced AES Encryption on CUDA-enabled GPU [C]//Springer. International Conference on Network and System Security, August 21-23, 2017, Helsinki, Finland. Heidelberg: Springer, 2017: 273-287.
|
[4] |
WANG Demin, CHEN Da. High Speed Implementation of SM4 Encryption Algorithm Based on CUDA[J]. Journal of Shijiazhuang Institute of Railway Technology, 2017,16(1):59-63.
|
|
王德民, 陈达. 基于CUDA的SM4加密算法高速实现[J]. 石家庄铁路职业技术学院学报, 2017,16(1):59-63.
|
[5] |
AGOSTA G, BARENGHI A, DE SANTIS F, et al. Record Setting Software Implementation of DES Using CUDA [C]//IEEE. 2010 Seventh International Conference on Information Technology: New Generations, July 1, 2010, Las Vegas, Nevada, USA. New Jersey: IEEE, 2010: 748-755.
|
[6] |
LUKEN B P, OUYANG M, DESOKY A H. AES and DES Encryption with GPU[EB/OL]. https://www.researchgate.net/publication/220922662_AES_and_DES_Encryption_with_GPU, 2020 -1-22.
|
[7] |
NISHIKAWA N, IWAI K, KUROKAWA T. High-performance Symmetric Block Ciphers on Cuda [C]//IEEE. 2011 Second International Conference on Networking and Computing, November 30-December 2, 2011, Osaka, Japan. New Jersey: IEEE, 2011: 221-227.
|
[8] |
SINGH M, MAHAJAN S. Analysis of RSA Algorithm Using GPU Programming[J]. International Journal of Network Security & Its Applications, 2014,6(7):13-28.
|
[9] |
FAN Wenjun, CHEN Xudong, LI Xuefeng. Parallelization of RSA Algorithm Based on Compute Unified Device Architecture [C]//IEEE. The Ninth International Conference on Grid and Cloud Computing, November 1-5, 2010, Nanjing, Jiangsu, China. New Jersey: IEEE, 2010: 174-178.
|
[10] |
LIN Y S, LIN C Y, LOU D C. Efficient Parallel RSA Decryption Algorithm for Many-core GPUs with CUDA[EB/OL]. https://hgpu.org/?p=7861, 2020-1-22.
|
[11] |
MARUYAMA N, NUKADA A, MATSUOKA S. Software-based ECC for GPUs[EB/OL]. https://hgpu.org/?p=2928, 2020 -1-22.
|
[12] |
CHENG Juanjuan, ZHENG Fangyu, LIN Jingqiang, et al. High-performance Implementation of Curve25519 on GPU[J]. Netinfo Security, 2017(9):122-127.
|
[13] |
FAN Lingyan, ZHOU Meng, LUO Jianjun, et al. IC Design with Multiple Engines Running CBC Mode SM4 Algorithm[J]. Journal of Computer Research and Development, 2018,55(6):1247-1253.
|
|
樊凌雁, 周盟, 骆建军, 等. 多引擎并行CBC模式的SM4算法的芯片级实现[J]. 计算机研究与发展, 2018,55(6):1247-1253.
|
[14] |
FEI Xiongwei, LI Kenli, YANG Wangdong. Research and Implementation of GPU Parallel AES Algorithm Based on CTR Model[J]. Journal of Chinese Computer Systems, 2015,36(3):529-533.
|
|
费雄伟, 李肯立, 阳王东. 基于CTR模式的GPU并行AES算法的研究与实现[J]. 小型微型计算机系统, 2015,36(3):529-533.
|
[15] |
XIA Chunlin, ZHOU Deyun, ZHANG Kun. CUDA Based High-efficiency Implementation of AES Algorithm[J]. Application Research of Computers, 2013,30(6):1907-1909.
|
|
夏春林, 周德云, 张堃. AES算法的CUDA高效实现方法[J]. 计算机应用研究, 2013,30(6):1907-1909.
|
[16] |
LEE W K, GOI B M, PHAN R C W, et al. High Speed Implementation of Symmetric Block Cipher on GPU [C]//IEEE. 2014 International Symposium on Intelligent Signal Processing and Communication Systems(ISPACS), December 1-4, 2014, Kuching, Malaysia. New York: IEEE, 2015: 102-107.
|
[17] |
ZHENG F, PAN W, LIN J, et al. Exploiting the Potential of GPUs for Modular Multiplication in ECC [C]//Springer. 15th International Workshop on Information Security Applications, August 25-27, 2014, Jeju Island, Korea. Heidelberg: Springer, 2014: 295-306.
|
[18] |
LEE W K, CHEONG H S, PHAN R C W, et al. Fast Implementation of Block Ciphers and PRNGs in Maxwell GPU Architecture[J]. Cluster Computing, 2016,19(1):335-347.
doi: 10.1007/s10586-016-0536-2
URL
|