基于交叉耦合电路的物理不可克隆函数FPGA实现

doi:10.3969/j.issn.1671-1122.2022.03.006

摘要/Abstract

摘要：

随着IoT设备数量的迅速增加和应用范围的不断扩展,IoT设备信息安全问题越发受到重视,PUF为解决IoT设备运行中的数据安全问题提供了新思路。针对C-PUF存在的激励-响应对数量不足和R-PUF占用资源过多的问题,文章将C-PUF、BCH码和LFSR相结合,提出一种由C-PUF构成R-PUF的方案,该方案具有高可靠性、高唯一性和占用资源较少的优点。文章在40 nm Alinx FPGA上实现了具有128 bit响应的R-PUF。在采用128 bit BCH码的结构下,R-PUF输出响应的可靠性达到100%,唯一性达到49.83%。与L-PUF相比,该PUF可靠性提升了3.7%,唯一性提高了0.08%。

关键词: 信息安全, 物理不可克隆函数, FPGA, 线性反馈移位寄存器

Abstract:

With the rapid increase in number of IoT devices and the continuous expansion of the applications range, the issue of information security of IoT devices has attracted more and more attention. PUF provided new ideas for solving data security issues in the operation of IoT devices. In order to solve the problem of insufficient number of challenge-response pairs in weak PUF and excessive resource consumption in strong PUF, a strong PUF consisting of the weak PUF, BCH code and LFSR is proposed, which has the advantages of high reliability, high uniqueness and less resources. The strong PUF with 128-bit response was implemented on a 40nm Alinx FPGA. With a 128-bit BCH code structure, the reliability of the strong PUF output response reaches 100%, and the uniqueness reaches 49.83%. Compared with L-PUF, the reliability of this PUF is increased by 3.7%, and the uniqueness is increased by 0.08%.

Key words: information security, physical unclonable function, FPGA, linear feedback shift register

中图分类号:

TP309

李莉, 李泽群, 李雪梅, 史国振. 基于交叉耦合电路的物理不可克隆函数FPGA实现[J]. 信息网络安全, 2022, 22(3): 53-61.

LI Li, LI Zequn, LI Xuemei, SHI Guozhen. FPGA Realization of Physical Unclonable Function Based on Cross-coupling Circuit[J]. Netinfo Security, 2022, 22(3): 53-61.

图/表 19

图1

图2

图3

图4

图5

表1

图6

图7

图8

图9

图10

图11

表2

图12

表3

图13

图14

图15

图16

参考文献 29

[1]	SADEGHI A R, WACHSMANN C, WAIDNER M. Security and Privacy Challenges in Industrial Internet of Things [C]//ACM. 52nd Annual Design Automation Conference, June 7-11 2015, San Francisco, California, USA. New York: ACM, 2015: 1-6.
[2]	ZHONG Jie, LEI Yanming, ZHENG Li, et al. Usability Availability Evaluation of Chip PUF[J]. Telecommunication Engineering, 2021, 61(4):391-395.
	钟杰, 雷颜铭, 郑力, 等. 芯片物理指纹的可用性评估[J]. 电讯技术, 2021, 61(4):391-395.
[3]	DEVADAS S, SUH E, PARAL S, et al. Design and Implementation of PUF-based “Unclonable” RFID ICs for Anti-counterfeiting and Security Applications [C]//IEEE. 2008 IEEE International Conference on RFID, April 16-17, 2008, Las Vegas, NV, USA. New Jersey: IEEE, 2008: 58-64.
[4]	LI Sensen, HUANG Yicai, YU Bin, et al. A PUF-based Low Cost Secure Communication Scheme for IoT[J]. Acta Electronica Sinica, 2019, 47(4):812-817. doi: 10.3969/j.issn.0372-2112.2019.04.007
	李森森, 黄一才, 郁滨, 等. 基于PUF的低开销物联网安全通信方案[J]. 电子学报, 2019, 47(4):812-817. doi: 10.3969/j.issn.0372-2112.2019.04.007
[5]	MA Chaofang, YE Jing, LI Xiaowei, et al. Adjustable and Configurable Ring Oscillator Physical Unclonable Function[J]. Journal of Computer-aided Design and Computer Graphics, 2021, 33(3):340-345. doi: 10.3724/SP.J.1089.2021.18561 URL
	麻超方, 叶靖, 李晓维, 等. 可调可重构的环形振荡器物理不可克隆函数[J]. 计算机辅助设计与图形学学报, 2021, 33(3):340-345.
[6]	CHEN Bin, WILLEMS J. Secret Key Generation over Biased Physical Unclonable Functions with Polar Codes[J]. IEEE Internet of Things Journal, 2019, 6(1):435-445. doi: 10.1109/JIOT.2018.2864594 URL
[7]	TEHRANIPOOR F, KARIMIAN N, YAN Wei, et al. DRAM-based Intrinsic Physically Unclonable Functions for System-level Security and Authentication[J]. IEEE Transactions on Very Large Scale Integration Systems, 2017, 25(3):1085-1097. doi: 10.1109/TVLSI.2016.2606658 URL
[8]	AMAN M, TANEJA S, SIKDAR B, et al. Token-based Security for the Internet of Things with Dynamic Energy-quality Tradeoff[J]. IEEE Internet of Things Journal, 2019, 6(2):2843-2859. doi: 10.1109/JIoT.6488907 URL
[9]	PAPPU R, RECHT B, TAYLOR J, et al. Physical One-way Functions[J]. Science, 2002, 297(5589):2026-2030. doi: 10.1126/science.1074376 URL
[10]	LOFSTROM K, DAASCH W R, TAYLOR D. IC Identification Circuit Using Device Mismatch[EB/OL]. https://ieeexplore.ieee.org/document/839821, 2002-08-06.
[11]	GAO Yansong, RANASINGHE D C, AL-SARAWI S F, et al. Emerging Physical Unclonable Functions with Nanotechnology[EB/OL]. https://ieeexplore.ieee.org/document/7420781, 2021-04-11.
[12]	GAO Yansong, AL-SARAWI S F, ABBOTT D. Physical Unclonable Functions[J]. Nature Electronics, 2020, 3(2):81-91. doi: 10.1038/s41928-020-0372-5 URL
[13]	KHAN S, SHAH A P, CHOUHAN S S, et al. A Symmetric D Flip-flop Based PUF with Improved Uniqueness[EB/OL]. https://www.sciencedirect.com/science/article/abs/pii/S0026271419308005, 2021-04-22.
[14]	YUAN Xiaodong. D Flip-flop Based Physical Unclonable Functions[D]. Hangzhou: Zhejiang University, 2018.
	袁晓东. 基于D触发器的物理不可克隆函数[D]. 杭州:浙江大学, 2018.
[15]	GUAJARDO J, KUMAR S S, SCHRIJEN G J, et al. FPGA Intrinsic PUFs and Their Use for IP Protection[EB/OL]. https://dl.acm.org/doi/10.1007/978-3-540-74735-2_5, 2007-10-10.
[16]	OROSA L, WANG Yaohua, PUDDU I, et al. Dataplant: Enhancing System Security with Low-cost In-DRAM Value Generation Primitives[EB/OL]. https://arxiv.org/abs/1902.07344v2, 2019-11-05.
[17]	KUMAR S S, GUAJARDO J, MAES R, et al. Extended Abstract: the Butterfly PUF Protecting IP on Every FPGA [C]//IEEE. 2008 IEEE International Workshop on Hardware-oriented Security and Trust, June 9, 2008, Anaheim, CA, USA. New Jersey: IEEE, 2008: 67-70.
[18]	ZHANG Peiyong, YUAN Xiaodong, WANG Xuejie, et al. D Flip-flop Based Physical Unclonable Functions[J]. Journal of ZheJiang University(Science Edition), 2019, 46(1):32-38.
	张培勇, 袁晓东, 王雪洁, 等. 基于D触发器的物理不可克隆函数[J]. 浙江大学学报(理学版), 2019, 46(1):32-38.
[19]	KHAN S, SHAH A P, GUPTA N, et al. An Ultra-low Power, Reconfigurable, Aging Resilient RO PUF for IoT Applications[EB/OL]. https://www.sciencedirect.com/science/article/abs/pii/S0026269219303593, 2019-10-22.
[20]	LIM D, LEE J W, GASSEND B, et al. Extracting Secret Keys from Integrated Circuits[J]. IEEE Transactions on Very Large Scale Integration Systems, 2005, 13(10):1200-1205. doi: 10.1109/TVLSI.2005.859470 URL
[21]	NGUYEN P H, SAHOO D P, JIN Chenglu, et al. The Interpose PUF: Secure PUF Design against State-of-the-art Machine Learning Attacks[EB/OL]. https://www.researchgate.net/publication/346705656, 2019-08-10.
[22]	LU Lu, KIM T H. A Sequence-dependent Configurable PUF Based on 6T SRAM for Enhanced Challenge Response Space [C]//IEEE. 2019 IEEE International Symposium on Circuits and Systems(ISCAS), May 26-29, Sapporo, Japan. New Jersey: IEEE, 2019: 1-5.
[23]	YANG Xuan, YE Wenqiang, CUI Xiaole. Design of PUF Based on RRAM Delay Unit[J]. Acta Electronica Sinica, 2020, 48(8):1565-1571.
	杨轩, 叶文强, 崔小乐. 基于RRAM延时单元的PUF设计[J]. 电子学报, 2020, 48(8):1565-1571.
[24]	HOU Shen, LI Jinglong, LIU Hailong, et al. Design of Lightweight Configurable Strong Physical non Clonable Function[J]. Journal of Computer-aided Design & Computer Graphics, 2021, 33(10):1627-1634.
	侯申, 李景龙, 刘海龙, 等. 轻量级可配置强物理不可克隆函数设计[J]. 计算机辅助设计与图形学学报, 2021, 33(10):1627-1634.
[25]	SANTIAGO L, PATIL V C, PRADO C B, et al. Realizing Strong PUF from Weak PUF via Neural Computing[C]//IEEE. 2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems(DFT), October, 23-25, Cambridge, UK. New Jersey: IEEE, 2017: 1-6.
[26]	HOU Shen, GUO Yang, LI Tun, et al. A Lightweight Strong Physical Unclonable Function Design Based on LFSR[J]. Journal of Graphics, 2020, 41(1):125-131.
	侯申, 郭阳, 李暾, 等. 一种基于线性反馈移位寄存器的轻量级强PUF设计[J]. 图学学报, 2020, 41(1):125-131.
[27]	GU Chongyan, CUI Yijun, HANLEY N, et al. Novel Lightweight FF-APUF Design for FPGA [C]//IEEE. 29th IEEE International System-on-Chip Conference(SOCC), September 6-9, 2016, Seattle, WA, USA. New Jersey: IEEE, 2016: 75-80.
[28]	MAITI A, GUNREDDY V, SCHAUMONT P. A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions[M]. Heidelberg: Springer, 2011.
[29]	LEE J W, LIM D, GASSEND B, et al. A Technique to Build a Secret Key in Integrated Circuits for Identification and Authentication Applications [C]//IEEE. 2004 Symposium on VLSI Circuits, June 17-19, 2004, Hawaii, USA. New Jersey: IEEE, 2004: 176-179.

D	CLK	PUF	Q	FQ
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	1	1	0
1	1	0	0	1
1	1	1	0	0
0	0	0	PUF_OUT	~PUF_OUT
1	0	0	PUF_OUT	~PUF_OUT

设计	A-PUF^[26]	A-PUF^[26]	FF-APUF^[27]	L-PUF^[26]	本文R-PUF
输出响应/bit	64	64	64	64	128
实现方式	TSMC 180 nm	Artix-7	Artix-7	Artix-7	PGL22G
硬件开销	1212μm• 1212μm	129•64 SLICEs	44•64 SLICEs	210 SLICEs	2238CLMs

	可靠性	唯一性	统一性
A-PUF^[29]	99.20%	23.00%	55.69%
RO-PUF^][19]	96.54%	48.60%	—
D-PUF^[28]	98.58%	49.40%	53.39%
FF-APUF^[27]	97.10%	—	40.00%
L-PUF^[26]	96.30%	50.25%	49.80%
本文C-PUF	98.56%	46.32%	49.70%
本文R-PUF	100%	49.83%	51.06%
理想值	100%	50%	50%